

WHAT IS CLAIMED IS:

1. An integrated circuit comprising:
 - a first on-chip impedance termination circuit coupled to a first pad of the integrated circuit;
 - a second on-chip impedance termination circuit coupled to a second pad of the integrated circuit;
 - a first control circuit that adjusts the impedance of the first on-chip impedance termination circuit; and
 - a second control circuit that adjusts the impedance of the second on-chip impedance termination circuit independently of the impedance of the first on-chip impedance termination circuit.
2. The integrated circuit according to claim 1 further comprising:
 - a third on-chip impedance termination circuit coupled to a third pad of the integrated circuit; and
 - a third control circuit that adjusts the impedance of the third on-chip impedance termination circuit independently of the first and the second impedance termination circuits.
3. An integrated circuit comprising:
 - a first on-chip impedance termination circuit coupled to a first pad of the integrated circuit;
 - a second on-chip impedance termination circuit coupled to a second pad of the integrated circuit;
 - a first control circuit that receives a first signal indicative of an off-chip resistance and a second signal that indicates an adjusted impedance value for the first pad, the first control circuit adjusting the impedance of the first on-chip impedance termination circuit to a first impedance value in response to the first and the second signals; and
 - a second control circuit that receives the first signal and a third signal that indicates an adjusted impedance value for the second pad, the second control circuit adjusting the impedance of the second on-chip impedance termination circuit to a second impedance value in response to the first and the third signals.
4. The integrated circuit as defined in claim 3 further comprising:

a third on-chip impedance termination circuit coupled to a third pad of the integrated circuit; and

a third control circuit that receives the first signal and a fourth signal that indicates an adjusted impedance value for the third pad, the third control circuit adjusting the impedance of the third on-chip impedance termination circuit to a third impedance value in response to the first and the fourth signals.

1 5. An integrated circuit comprising:

2 a digital encoder circuit coupled to receive an analog signal indicative of an
3 impedance of an off-chip resistor, the digital encoder circuit generating a plurality of digital
4 signals;

5 a first bit shifter circuit comprising first multiplexers that receive the digital
6 signals, wherein the first multiplexers shift the digital signals to the left in response to a first
7 bit shift signal and to the right in response to a second bit shift signal; and

8 a first impedance termination circuit comprising first transistors coupled in
9 parallel and that are each coupled to receive an output signal of one of the first multiplexers,
10 each of the first transistors being coupled to a first pin of the integrated circuit.

1 6. The integrated circuit as defined in claim 5 further comprising:

2 a second bit shifter circuit comprising second multiplexers that receive the
3 digital signals, wherein the second multiplexers shift the digital signals to the left in response
4 to a third bit shift signal and to the right in response to a fourth bit shift signal; and

5 a second impedance termination circuit comprising second transistors coupled
6 in parallel and that are each coupled to receive an output signal one of the second
7 multiplexers, each of the second transistors being coupled to a second pin on the integrated
8 circuit.

1 7. The integrated circuit as defined in claim 6 further comprising:

2 a third bit shifter circuit comprising third multiplexers that receive the digital
3 signals, wherein the third multiplexers shift the digital signals to the left in response to a fifth
4 bit shift signal and to the right in response to a sixth bit shift signal; and

5 a third impedance termination circuit comprising third transistors coupled in
6 parallel and that are each coupled to receive an output signal one of the third multiplexers,
7 each of the third transistors being coupled to a third pin on the integrated circuit.

1 8. The integrated circuit as defined in claim 5 wherein an impedance of
2 the first impedance termination circuit decreases by about 1/2 in response to the first bit shift
3 signal, and the impedance of the first impedance termination circuit increases by about 2 in
4 response to the second bit shift signal.

1 9. The integrated circuit as defined in claim 5 wherein the first impedance
2 termination circuit includes five transistors coupled in parallel, the digital encoder circuit
3 generates five digital signals, and the first multiplexers include five multiplexers.

1 10. The integrated circuit as defined in claim 5 wherein the first
2 multiplexers receive n digital signals from the digital encoder circuit and pass each of the n
3 digital signals from the digital encoder circuit to the first transistors without bit shifting the n
4 digital signals in response to a bypass signal.

1 11. The integrated circuit as defined in claim 5 further comprising:
2 a second on-chip transistor coupled to the off-chip resistor; and
3 an analog-to-digital converter coupled to the first transistor and generating the
4 analog signal.

1 12. The integrated circuit as defined in claim 5 wherein the first
2 multiplexers shift the digital signals to the left by two bits in response to a third bit shift
3 signal and to the right by two bits in response to a fourth bit shift signal.

1 13. The integrated circuit as defined in claim 5 further comprising:
2 logic array blocks, each including a plurality of logic elements that are
3 configurable to implement logic functions; and
4 a programmable interconnect structure connecting the logic array blocks.

1 14. The integrated circuit as defined in claim 5 wherein the first impedance
2 termination circuit is coupled to provide parallel termination impedance to the first pin.

1 15. The integrated circuit as defined in claim 5 wherein the first impedance
2 termination circuit is coupled to provide series termination impedance to the first pin.

1 16. A method for providing termination impedance to a pin on an
2 integrated circuit, the method comprising

3 generating digital signals in response to a signal indicative of an impedance of
4 an off-chip resistor;
5 shifting the digital signals by at least one bit to generate bit shifted signals; and
6 setting a total impedance of first transistors using the bit shifted signals, the
7 first transistors being coupled in parallel and to a first pin on the integrated circuit, each of the
8 first transistors being coupled to receive one of the bit shifted signals.

1 17. The method according to claim 16 wherein shifting the digital signals
2 by at least one bit to generate the bit shifted signals further comprises shifting the digital
3 signals to the right by one bit to increase the total impedance of the first transistors.

1 18. The method according to claim 16 wherein shifting the digital signals
2 by at least one bit to generate the bit shifted signals further comprises shifting the digital
3 signals to the left by one bit to decrease the total impedance of the first transistors.

1 19. The method according to claim 16 further comprising:
2 shifting the digital signals by at least one bit to generate second bit shifted
3 signals; and
4 setting a total impedance of second transistors using the second bit shifted
5 signals, the second transistors being coupled in parallel, each of the second transistors being
6 coupled to a second pin on the integrated circuit and to one of the second bit shifted signals.

1 20. The method according to claim 19 wherein shifting the digital signals
2 by at least one bit to generate the second bit shifted signals further comprises shifting the
3 digital signals to the left by one bit to decrease the total impedance of the second transistors.

1 21. The method according to claim 16 wherein shifting the digital signals
2 by at least one bit to generate bit shifted signals further comprises:
3 shifting the digital signals by two bits to generate the bit shifted signals.

1 22. The method according to claim 16 further comprising:
2 passing all of the digital signals through multiplexers to generate bypass
3 signals; and
4 setting the total impedance of the first transistors using the bypass signals.

1 23. The method according to claim 19 wherein the first transistors are
2 coupled to provide parallel termination impedance to the first pin; and the second transistors
3 are coupled to provide series termination impedance to the second pin.

1 24. The method according to claim 16 further comprising:
2 generating the signal indicative of the impedance of the off-chip resistor using
3 an analog-to-digital converter circuit coupled to the off-chip resistors and an on-chip
4 transistor.